















Example of MSI coherence			
 Assumes that blocks A and B map to the same cache location L. Block size = one word Initially neither A nor B is cached processors P1 and P2 caches' 			
Event	In P1's cache	In P2's cache)
	L = invalid	L = invalid	
P1 writes 10 to A	P1 requests A(to write)		-
(write miss)	$L \leftarrow A = 10$ (exclusive)	L = invalid	
P1 reads A			
(read hit)	$L \leftarrow A = 10$ (exclusive)	L = invalid	
P2 reads A	P1 writes A back	P2 requests A(to read)	
(read miss)	$L \leftarrow A = 10$ (shared)	L ← A = 10 (shared)	
P2 writes 20 to A		Put invalidate A on bus	
(write hit)	L = invalid	$L \leftarrow A = 20$ (exclusive)	
P2 writes 40 to A			
(write hit)	L = invalid	$L \leftarrow A = 40$ (exclusive)	
P1 write 45 to A	P1 requests A(to write)	P2 writes A back	
(write miss)	$L \leftarrow A = 45$ (exclusive)	L = invalid	9

Example (cont.)			
Event	In P1's cache	In P2's cache	
	L ← A = 45 (exclusive)	L =invalid	
P1 writes 30 to B	P1 writes A back		
(write miss)	P1 requests B(to write)		
	$L \leftarrow B = 30$ (exclusive)	L =invalid	
P2 writes 50 to B	P1 writes B back	P2 requests B(to write)	
(write miss)	L ← invalid	$L \leftarrow B = 50$ (exclusive)	
P1 reads B	P1 requests B(to read)	P2 writes B back	
(read miss)	L ← B = 50 (shared)	$L \leftarrow B = 50$ (shared)	
P2 reads A		P2 requests A(to read)	
(read miss)	L ← B = 50 (shared)	$L \leftarrow A = 45$ (shared)	
P1 writes 60 to A	P1 requests A(to write)	A is invalidated	
(write miss)	$L \leftarrow A = 60$ (exclusive)	L = invalid	
Q			
$^{\circ}$ Note: False sharing can occur when block size > one word.			
Example: - x and y are in the same cache block			
- P1 repeatedly write x and not y, P2 repeatedly write y and not x			

