

























		Visualizing pipelining													
	CC1	CC2	CC3	CC4	CC5	CC6	Clock cycles								
lw	IM	Reg	Alu	Mem	WB										
add		IM	Reg	Alu	Mem	WB									
sw			IM	Reg	Alu	Mem	WB								
ļ	IM – Iw	Reg		Alu	Mem	WB									
+	IM - Iw - add	<b>Reg</b> Iw		Alu	Mem	WB									
-	IM Iw add sw	<b>Reg</b> lw add	ľ	<b>Alu</b> w	Mem	WB									
-	IM Iw add sw	Reg Iw add sw	l	<b>Alu</b> w dd	<b>Mem</b> Iw	WB									
Clock	IM Iw add sw 	Reg Iw add sw	l a	<b>Alu</b> w dd sw	Mem lw add	WB									





















Src Type	Detection Condition	Input	Action	Priority
R-R	EX/MEM.rd == ID/EX.rs	Mux A	1	1
R-R	EX/MEM.rd == ID/EX.rt	Mux B	1	1
R-R	MEM/WB.rd == ID/EX.rs	Mux A	2	2
R-R	MEM/WB.rd == ID/EX.rt	Mux B	2	2
Imm	EX/MEM.rt == ID/EX.rs	Mux A	1	1
Imm	EX/MEM.rt == ID/EX.rt	Mux B	1	1
Imm	MEM/WB.rt == ID/EX.rs	Mux A	2	2
Imm	MEM/WB.rt == ID/EX.rt	Mux B	2	2
Ld	MEM/WB.rt == ID/EX.rs	Mux A	3	2
Ld	MEM/WB.rt == ID/EX.rs	Mux B	3	2





































## Hazards:

- Two divide instructions will stall the pipe (structural hazards).
- May have more than one register write in one cycle (why?)
  - increase number of ports, or stall the pipeline (interlock)
- May have WAW hazard (why?)
- · Out-of-order completion causes problems with exceptions,
- The long pipes causes more RAW hazards (why?)

## To deal with structural Hazards:

- Stall a conflicting instruction at the ID stage
  - Use a shift register to keep track of the utilization of a stage that may suffer from structural hazard (ex. Input ports of registers)
- Stall a conflicting instruction when entering the Mem stage
  - may give priority to longer instructions to reduce RAW hazards.

(45)

					E	Exa	mp	les									C
Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
L.D F4, 0(R2)	IF	ID	ΕX	Мем	WB												
Mul.D F0, F4, F6		IF	ID	-	M1	M2	М3	M4	M5	M6	M7	Мем	WB				
Add.D F2, F0, F8			IF	-	ID	-	-	-	-	-	-	A1	A2	A3	A4	Мем	WB
S.D F2, 0(R2)					IF	-	-	-	-	-	-	ID	EX	-	-	-	Мем
MUL.D F0,F4,F6	3	IF	IC	)	И1	M2	Ma	3	M4	M5		M6	M7	M	em	WB	]
			IF	:	D	EX	Ме	m	WB								
					IF	ID	ΕX	( 1	Mem	WE	3						
Add.D F2,F4,F6						IF	ID		A1	A2		A3	A4	Μ	em	WB	
							IF		ID	EX	N	1em	WB				
								_	IF	ID		EX	Mem	V	VB		-
L.D F2, 0(R2)										<u> </u>   -		ID	Ex	M	em	VVB	
			S	Struc	tura	l ha	zard	s									
																(46)	)

## To deal with WAW:

- WAW occurs only if a useless instruction is executed
  - If there is a use in between the writes, then a RAW will stall the pipe (if no forwarding is used -- in this case forwarding is not possible)
- May detect hazard and hold the second instruction,
- · May detect hazard and prevent the first instruction from writing
- · May detect hazard and replace the first instruction with a no-op

Can all hazards be detected at the ID stage?

## To maintain precise exceptions:

- May ignore the problem, or
- · buffer the results and enforce the order of writes, or
- let the trap handling routine enforce the preciseness (software approach), or
- delay the issue (stall the pipe) to enforce in-order completion.

(47)







