





Memory addressing						
<ul> <li>Most modern machines are <i>byte-addressable</i> yet most memory and cache traffic is in terms of words.</li> </ul>						
<ul> <li>A natural alignment problem (the start of a word or a double word).</li> <li>– Compiler is responsible</li> <li>– hardware does the checking</li> </ul>						
<ul> <li>How are bytes addressed within a word?</li> <li>Big Endian byte 0 is the MSB (IBM, MIPS, SPARC)</li> <li>Little Endian bye 0 is the LSB (vax, intel 80x86)</li> <li>Problem when we deal with serial communication and I/O devices.</li> </ul>						
(MSB) (LSB) (addr) 0 1 2 3 4 5 6 7						
(addr) 7 6 5 4 3 2 1 0 (4)						













Rank	80x86 instruction	Integer average (% total executed)
1 Martinetician	load	22%
2	conditional branch	20%
3	compare	16%
4	store	12%
5	add	8%
6	and	6%
7	sub	5%
8	move register-register	4%
9	call	1%
10	return	1%
Total	1993년 1997년 1993년 1993년 1993년 1997년 19 1997년 1997년 1997	96%











Operation and no. of operands	Address specifier 1	Address field 1	••• Add spec	dress cifier <i>n</i>	Address field <i>n</i>	
(a) Variable (e.g.,	, Intel 80x86, VA	X)				
	Addross	Address	Address			
Operation						
Operation (b) Fixed (e.g., Al	field 1	field 2 S, PowerPC, SPA	field 3 RC, SuperH)			
Operation (b) Fixed (e.g., Al Operation	Address Address specifier	field 2 S, PowerPC, SPA Address field	RC, SuperH)			
Operation (b) Fixed (e.g., Al Operation	field 1 pha, ARM, MIPS Address specifier	field 2 S, PowerPC, SPA Address field Address	RC, SuperH)			
Operation (b) Fixed (e.g., Al Operation Operation	Address specifier Address specifier	field 2       S, PowerPC, SPA       Address       field       Address       specifier 2	Address field 3			
Operation (b) Fixed (e.g., Al Operation Operation	Address specifier Address specifier	field 2 S, PowerPC, SPA Address field Address specifier 2 Address	Address field 3			







MIPS instruction format							
Register-Register	(R-type) – us	sed mainly	for ALU c	perations			
31 26 Op	8 25 21 20	16 15 Rt R	11 10	65 Opx	0		
Register-Immedia	te (I-type) – u	ised mainl	y for load/	store and bra	anch operations		
31 26 Op	8 25 21 20 Rs I	16 15 Rt	immedia	ate	0		
Jump / Call (J-ty	pe)						
31 26 Op	5 25	target			0		
					(21	)	



