$\qquad$

## CS/COE 0447 Example Problems for Exam 4 Spring 2009

1. Suppose we are considering two different multi-cycle processors: a Steeler with a $1 \mathrm{GHz}(1 \mathrm{~ns})$ clock rate and a Panther at 2 GHz ( 0.5 ns ). Both processors implement the same instruction set architecture, but the cycles per instruction type varies for the two implementations. You are trying to decide which machine to purchase and made some measurements of instruction frequency for each machine:

| Instruction <br> Class | Instruction <br> Frequency | Steeler cycles for <br> instruction class | Panther cycles for <br> instruction class |
| :---: | :---: | :---: | :---: |
| Arithmetic | $40 \%$ | 3 | 7 |
| Load/Store | $25 \%$ | 7 | 12 |
| Branch | $25 \%$ | 3 | 8 |
| Jump | $10 \%$ | 2 | 6 |

The column "cycles" gives the number of cycles for each instruction type on the processors.
(a) What is the average cycles per instruction for each machine?
(b) Which machine is faster?
(c) What is the speedup of the faster machine versus the slower machine?
2. For this question, refer to the datapath diagram on slide 73 from the April 9 lecture for the multi-cycle implementation of MIPS. Indicate how the control signals are set on the given clock cycles for the instruction sequence:

| Number | Instructions |
| :--- | :--- |
| 1 | add $\$ 1, \$ 2, \$ 3$ |
| 2 | Iw $\$ 1,0(\$ 10)$ |
| 3 | beq $\$ 5, \$ 6,16$ |

Assume the program counter is initially set to instruction number 1 and instruction number 1 is fetched at clock cycle 0 . Show how control signals are set on only clock cycles 0 to 9.

| Cycle | IorD | RegDst | MemToReg | RegWrite | ALUSrcA | ALUSrcB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ |  |  |  |  |  |  |
| $\mathbf{1}$ |  |  |  |  |  |  |
| 2 |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |

$\qquad$

| 4 |  |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| 5 |  |  |  |  |  |  |
| 6 |  |  |  |  |  |  |
| 7 |  |  |  |  |  |  |
| 8 |  |  |  |  |  |  |
| 9 |  |  |  |  |  |  |

3. Suppose that CPU time is 1000 seconds, clock cycle time is 1 ns , and the CPI is 2 . What is the instruction count?
4. Suppose that the Eagles processor has a CPU time of 1100 seconds for program $P$ and the Eagles processor is 1.1 times faster than the Steeler processor. What is the CPU time for P on the Steeler?
5. You ran a program on the multi-cycle Incline processor and found the following information:

| Instruction Class | Frequency | Number Cycles |
| :--- | :---: | :---: |
| ALU instructions | $37 \%$ | 2 |
| Branches | $18 \%$ | 2 |
| Loads | $23 \%$ | 4 |
| Stores | $22 \%$ | 3 |

The "Number Cycles" column gives how many cycles an instruction of a particular type takes. What is the average cycles per instruction (CPI) for this processor?
6. Explain why the multicycle implementation of MIPS has to save state between cycles for a single instruction, whereas the single cycle implementation does not.
7. Let's add a bne instruction to the the single cycle implementation from class (see slide 59 from April 7). This implementation supports only the beq instruction. To support bne, we augment the control unit with a new signal, called BranchCondition. This signal is 0 when the branch is beq and is 1 when the branch is bne. The control unit still has the Branch signal. Explain any further modifications necessary to the datapath to support bne.
8. Now, let's add support for immediates to arithmetic instructions (e.g., addi) to the multi-cycle implementation (see slide 73 from April 9).
a) What information is needed from the control unit to support this instruction?
b) Do any changes need to be made to the datapath itself? If so, explain what is needed.
9. Consider a saturating counter. This counter does not "roll over" when it reaches the end of its range (e.g., a 4-bit counter with the value 1111 b keeps this same value when 1 is added to it). Suppose the counter is incremented when the input signal Increment is 1 . The counter is reset when the input signal Reset is 1 . The counter has output signals for its bit values. In addition, it has an output signal to indicate saturation, called Saturate. Draw a finite state machine for this counter, assuming it is 2 bits (use circles for states and lines for state transitions, with appropriate labels to indicate signal values).
10. Now, consider a left rotating register. This register has three input signals: Data, DataShift, and Shift. When Shift=1, all bits are left shifted one position. DataShift controls what value is shifted into the least significant bit. When DataShift=1 and Shift=1, the value of Data is shifted into the least significant bit of the register. When DataShift=0 and Shift=1, the most significant bit of the register prior to shifting is put into the least significant bit. Draw the circuit for this rotating register, using D-flip flops and any necessary control logic.
11. Consider an RS latch. The table below shows values for $\mathrm{R}, \mathrm{S}, \mathrm{Q}$, and $\mathrm{Q}^{\prime}$ at time $t$. Give the values of Q and $\mathrm{Q}^{\prime}$ at time $t+1$.

| $\mathbf{R}$ | $\mathbf{S}$ | $\mathbf{Q}$ | $\mathbf{Q}^{\prime}$ | $\mathbf{Q ( t + 1 )}$ | $\mathbf{Q}^{\prime}(\boldsymbol{t + 1})$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | - |  |
| 0 | 1 | 0 | 1 | - |  |
| 0 | 1 | 1 | 0 | - |  |
| 1 | 0 | 1 | 0 | - | - |

12. Consider a D flip-flop. Assume this flip-flop is "rising-edge triggered". The figure below is a timing diagram that shows waveforms for $\mathrm{C}, \mathrm{D}, \mathrm{Q}$, and $\mathrm{Q}^{\prime}$. A waveform depicts a signal value over time. In the diagram, assume that $Q$ has the initial value 0 and $Q^{\prime}$ has the initial value 1 . Given C and D , draw the signal waveforms for Q and $\mathrm{Q}^{\prime}$ in the remaining part of the diagram.

