

Design of a bus-based shared-memory multiprocessor DICE

Gyungho Lee^{a,*}, Bland W. Quattlebaum^b, Sangyeun Cho^c, Larry L. Kinney^d

^a*Division of Engineering, University of Texas, San Antonio, TX 78249-0665, USA*

^b*Hewlett Packard Company, Roseville, CA 95747-6588, USA*

^c*Department of Computer Science and Engineering, University of Minnesota, Minneapolis, MN 55455, USA*

^d*Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN 55455, USA*

Received 27 February 1998; received in revised form 16 June 1998; accepted 18 June 1998

Abstract

DICE is a shared-bus multiprocessor based on a distributed shared-memory architecture, known as cache-only memory architecture (COMA). Unlike previous COMA proposals for large-scale multiprocessing, DICE utilizes COMA to effectively decrease the speed gap between modern high-performance microprocessors and the bus. DICE tries to optimize COMA for a shared-bus medium, in particular to reduce detrimental effects of the cache coherence and the 'last memory block' problem on replacement. In this paper, we present a global bus design of DICE based on the IEEE futurebus + backplane bus and the Texas Instruments chip-set. Our design demonstrates that necessary bus transactions for DICE can be done efficiently with existing standard bus signals. Considering the benefits of COMA and the moderate design complexity it adds to the conventional shared-bus multiprocessor design, a bus-based COMA multiprocessor, such as DICE, can become a viable candidate for future shared-bus multiprocessor designs. © 1999 Elsevier Science B.V. All rights reserved.

Keywords: Cache-only memory architecture; Coherence protocol; Memory replacement; Shared bus

1. Introduction

Shared-bus symmetric multiprocessors (SMPs) have been widely used as a computing vehicle for small-scale multiprocessing [1, 2]. As microprocessors become faster and demand more bandwidth, however, the already limited scalability of the bus decreases further, and the ill-effect of a cache miss penalty becomes worse. Even with clustering of several processors per processor board, the effective machine size for shared-bus multiprocessors is fairly limited. Moreover, a cache miss can cost up to a few hundred processor cycles for recent high-performance microprocessors. To bridge the speed gap between high-performance microprocessors and a backplane bus, it is important to reduce global bus traffic by increasing local memory utilization, together with efforts to develop a high-speed wide data-path backplane bus.

The DICE (direct interconnection of computing elements) project at the University of Minnesota utilizes cache-only memory architecture (COMA) to bridge the gap. COMA improves the utilization of local memory by decoupling the address of a datum from its physical location, allowing the data to migrate and replicate dynamically beyond the level provided by traditional

caches. This decoupling is achieved by treating the memory local to each node, called attraction memory (AM), as a cache to the shared address space without providing traditional physical main memory [3].

Unlike the previous examples of scalable COMA machines, including the DDM of the Swedish Institute of Computer Science [3] and the KSR-1 of the Kendall Square Research [4], DICE focuses on efficient realization of COMA as a shared-bus SMP with little provision for scalability for larger-scale multiprocessing. While we expect many problems associated with scalable COMA machines to become less serious with a shared-bus medium, shared-bus multiprocessors benefit from COMA in three ways: (i) less bus contention due to lower global traffic; (ii) shorter average memory latency due to higher local memory utilization; and (iii) more processors in the machine due to less bandwidth requirement on the bus.

This paper presents a global bus design of DICE. The main contribution of this paper is in demonstrating the feasibility of an efficient implementation of a bus-based COMA multiprocessor. Especially, we focus on how the implementation handles the coherence enforcement and the replacement problem that can cause significant overhead in scalable COMA machines [5–7].

The rest of this paper is organized in the following manner. Section 2 gives a brief background necessary for

* Corresponding author.




Fig. 1. A bus-based COMA multiprocessor.

our discussions. Section 3 describes the coherence and replacement protocol for the DICE multiprocessor. A global bus design is given in Section 4, followed by a summary of the paper in Section 5.

2. Background

2.1. Why bus-based COMA?

Shared bus design has been popular in small-scale commercial SMPs. A commercial SMP typically runs a single instance of an operating system with a shared real address main memory and supports hardware cache coherence control. Among recent machines are the SGI Challenge [2] and the Sun Microsystems Ultra XOOO Servers [8]. Although the shared-bus SMP is a widely accepted architecture, its scalability is severely restricted due to the limited bandwidth of the bus. As microprocessors become faster and demand more bandwidth, the shared bus becomes an even more serious bottleneck in such systems. If the last 10-year history is of any indication for the future, one should expect that the bottleneck will become worse. For example as noted in Ref. [9], with 16 processors, a block size of 64 bytes, and a 64 KB data cache, the total bandwidth demand for some parallel benchmark programs ranges from almost 500 MB s^{-1} (for Barnes in SPLASH-2 [10]) to over 9400 MB s^{-1} (for Ocean), assuming a processor that issues a data reference every 5 ns. In comparison, the Gigaplane bus of the Ultra XOOO Servers, one of the highest bandwidth bus systems, provides 2500 MB of bandwidth [8].




Fig. 2. Block diagram of a DICE node.

Handling the problem of the shared-bus bottleneck can be done in three complementary approaches. Firstly, a faster and wider bus needs to be developed. This can be achieved by developing low voltage-swing bus transceivers, high density packaging, effective grounding to reduce noise interference, and more effective line termination. Secondly, smart bus protocols such as more aggressive pipelining are needed. Lastly, memory requests should be serviced locally. This end can be met by having larger caches (of multi-level structure) or large shared caches together with ‘clustering’ [11]. Taking this to an extreme, a distributed shared memory (DSM) architecture, especially COMA, becomes attractive.

With dynamic replication and migration of data through the AMs, a COMA machine may be able to provide higher utilization of local memory than is otherwise possible, which can result in low average memory access latency and low network traffic. As the processor technology is progressing much faster than the bus technology, this potential reduction in latency and bandwidth requirement can be a crucial advantage.

2.2. Bus-based COMA multiprocessors

Fig. 1 shows a high-level structure of a bus-based COMA multiprocessor. A processor node is composed of a high-performance microprocessor, two levels of cache memory, and the local memory managed as the AM. The local memory tag, which includes ‘state’ information and uses fast SRAMs, is duplicated so that local tag access and global bus snooping will not conflict too often at the tag. Fig. 2 presents a block diagram for a DICE node.

As in a traditional shared-bus machine, each node snoops all global bus traffic. In dealing with a large AM, it can be challenging to build a snoop control logic that can keep up with a modem backplane bus with a high clock frequency, especially if the memory access model is based on the sequential consistency [12]. If the snooper cannot keep up with the fast clock of the backplane bus, one can adopt relaxed memory models, such as the release consistency [13], in order to perform the snooping asynchronously and delay the coherence actions [14].

A major overhead involved in COMA is additional extra memory. One source of this need for extra memory is the state and tag memory for the AM. While it is not significant in terms of the amount of space, the state and tag memory can be a significant overhead in terms of cost. Extra memory is also needed for the unallocated space, which has been reported to be essential for good performance of COMA. Since the unallocated space is necessary mostly for shared variables, its amount can be kept reasonably small [6, 15, 7] especially when the set-associativity for the AM is four or higher.




Fig. 3. Global bus utilization (memory pressure \approx 60%).

2.3. Potential performance

To study the potential performance advantage of a bus-based COMA multiprocessor over traditional bus-based SMPs, we have simulated an abstract DICE machine, labeled DICE in Fig. 3, and a traditional shared-bus multiprocessor similar to the SGI Challenge [2] labeled SMP. The effects of contention at the processor cache, at the local memory, and at the shared bus are reflected in our simulation results [16, 17].

Figs. 3 and 4 show the bus utilization and traffic rate per reference for the studied architectures, respectively. For the nine programs from the Perfect Club Benchmark [18], our simulation results show that DICE can reduce bus traffic significantly. DICE, though, generated slightly more traffic for replacement and coherence for some programs. A recent study on a bus-based COMA multiprocessor reports a similarly significant reduction in bus traffic [19]: a traffic

reduction of up to 70%, with an average of 46%, for the six SPLASH benchmark programs [20].

3. Coherence and replacement

In this section, we outline the coherence and replacement protocol for the DICE multiprocessor. More details of our coherence and replacement protocol are found in [17].

Fig. 5 shows the four-state write-invalidate coherence protocol for DICE. An AM block can be in any one of the four states: invalid (UW), shared non-owner (SHN), shared owner (SHO), and exclusive (EXL). The SHN state is a non-owner state and guarantees that the block in this state is not the only copy in the system. The SHO state is an owner state and carries an ambiguity — there may or may not be other copies. The EXL state guarantees that the block is the only copy in the system, and ownership is implicit. The SHO and




Fig. 4. Bus traffic rate per reference (memory pressure \approx 60%).




Fig. 5. DICE write-invalidate coherence protocol (PR: processor read; PW: processor write; NR: network read; NW: network write; NI: network invalidate; NTO: network transfer of ownership; NNOC: network no other copy).

EXL states indicate the responsibility of supplying data when a read or write request for the block is seen on the bus.

Ownership removes the ambiguity in responding to bus transactions (e.g. on an AM miss) and reduces the traffic related to memory block replacement. A falling-off block due to replacement, if it has ownership, needs to transfer its ownership to a shared copy if any, or relocate to a remote node if it is the ‘last copy’ of the memory block. Although the cache-like local memory can be backed up by system disk(s) on replacement, its tremendous overhead prohibits such operations.

On a reference miss, a (victim) block in the set to which the reference maps has to be selected to receive the incoming data. Unlike LRU or random selection in traditional caches, the states of the blocks in the set are used to choose the victim prioritized in the following order: INV, SHN, SHO, EXL. The INV and SHN states do not incur the relocation process. If the selected victim is in the SHO or EXL state, it needs to be relocated. A priority scheme is used to choose which node to accommodate the block to be relocated. In our priority scheme, a node with a shared copy of the replaced block is given the highest priority. It is clear that this case is possible only when a block in the SHO state is replaced. Ownership transfer without an AM update suffices in this case. The second priority is given to the node with a block in the INV state and no shared copy of

the replaced block. The data will be stored in the block frame, and the resulting state is EXL, regardless of the state that the original replaced block had. Next priority is given to a node with an SHN block which is not identical to the replaced block. The lowest priority is given to a node with blocks all having ownership. To avoid the chain of relocation, a processor node which originates relocation can acquire ownership of the incoming data, so that the block to be relocated may not go down to the lowest priority case [17]. It may seem that relocation to the node with a block in the INV state is preferable to the node having a shared copy of the replaced block. However, our scheme favors a node with a shared copy because: (i) relocation incurs ownership transfer only; and (ii) better performance can be achieved from the efficient use of memory space [6].

4. A global bus design

We present in this section a global bus design for DICE based on our previous discussions. A more complete description of this section can be found in Refs. [21, 22]. Our design uses the IEEE's futurebus + standard bus. The implementation presented here is one of many possible implementations. Although the design described in Refs.

Table 1
Transaction mapping. B: block transfer. P: partial transfer

COMA transactions		Futurebus + B-profile	TAG[7:0]
Basic	Variation	Transactions	
RD	– M miss (B)	Read unlocked	0000001
	– U uncached (P, B)	Read partial or read unlocked	0000000
	– I invalidate (B)	Read unlocked	0000010
WR	– M miss (B)	Read unlocked	0000100
	– H hit (P, B)	Write partial or write unlocked	0001000
	– U uncached (P, B)	Write partial or write unlocked	0000000
REP	– C copy	Read unlocked	0010000
	– R relocate – Rp relocate	Write unlockedWrite unlocked	00100000100000
TAS	None	Read unlocked + write partial	1000000

[21, 22] uses a write-update policy, our discussion here is limited to the one with a write-invalidate policy.

4.1. Futurebus + (FB +) background

We chose the futurebus + (FB +) [23] for our global bus implementation. In the discussions that follow, the implementation uses the B-profile specification detailed in IEEE 896.2 for a couple of reasons. The profile B supports a distributed arbitration protocol, which is desirable not only to remove the poor system scaling associated with central arbitration, but also for our replacement and relocation algorithm. Moreover, several companies, including Mupac, Schroff, and Texas Instruments (TI) [24] offer profile B compliant chip-sets, backplanes, and Eurocard enclosures. This greatly simplifies the bus interface design by providing a proven implementation of the profile.

Table 1 shows the transaction mapping between those proposed to support the DICE multiprocessor and those provided by the FB + . To enhance the capabilities of the basic bus transactions, the IEEE 896.1 specification provides eight user-defined signal lines, TAG[7:0]. In addition, two modes of data transfer are provided, namely packet mode and compelled mode. The first allows up to a 64-contiguous-byte transfer using only the address of the first word. The compelled mode on the other hand requires a handshake for each data transfer. The ‘read/write unlocked’ transactions may be used in the packet or compelled mode for any transactions which are 8, 16, 32, or 64 bytes in length. The ‘read/write partial’ transactions are to transfer seven bytes or less and are restricted to the compelled mode.

The FB + is basically comprised of two individual global buses. The AD[63:0] bus is a multiplexed address/data 64-bit path that is responsible for all address and data transfers. The second bus is the arbitration bus. Arbitration messages are interrupts and general system information that can be transferred throughout the system in parallel with data bus activity. In addition, this bus can provide arbitration for a bus master-elect while another bus device is the current bus master. This provides the ability to hide some of the latency associated with a distributed arbitration protocol for gaining global bus access.

Arbitration in FB + can be initiated any time, regardless of the state of an ongoing bus transaction. The only dependence on the address bus is AS* (Address Sync.), which indicates to the system that the bus master is terminating its tenure and the bus will be available. Depending on bus traffic, the arbitration latency can be completely hidden.

We use the TI chip-set [24] for our design, which is comprised of three chips, the TFB2010 arbiter, the SN54-FB/SN74FB 2032 competition transceiver, and the SN54FB/SN74FB 2040 TTL-BTL transceiver. The TFB2010 design greatly simplifies the task of system messages and FB + arbitration. Programming and normal control of the arbitration process is accomplished through the command and status register (CSR) bus. CSRs inside the

TFB2010 may be written to or read from, in order to set arbitration priorities, configure operations, send messages, obtain interrupts, and observe the TFB2010 status. The CSRs, together with the distributed arbitration, are important features that make our implementation efficient. Some backplane buses without such features may necessitate certain COMA transactions such as replacement to be implemented in more than one bus transactions.

4.2. RD – M, – U and – I: read request

The RD (ReaD request) transaction is made up of three distinct modes of operation. Two of the modes, – M (miss) and – I (invalidate), support the DICE architecture while the – U (uncached) mode helps to maintain 896.2 profile B compliance, which is necessary to incorporate ‘third – vendor’ I/O boards.

4.2.1. RD – M

When a read request issued by a processor misses in the local memory, an RD – M transaction will be issued on the global bus. The transaction will always operate on a complete memory block and use the packet mode.

4.2.2. RD – U

The RD – U is a read transaction that will not be cached by the recipient of the data. In addition, the slave node supplying data will not alter the coherence state in the local memory. An uncacheable read transaction helps to meet two of the implementation goals for the DICE project: architecture support and specification adherence. By providing an uncached transaction, a node can conduct transactions to I/O devices and other resources that are not included in the cacheable shared memory space of the system. Also, RD – U provides direct support for memory references signaled as non – cacheable by the CPU. The second goal of adhering to a specification will allow the design to take advantage of industry standard system support devices such as DMA, bus bridges, and networking support.

4.2.3. RD – I

RD – I is one of the transactions unique to a bus – based COMA multiprocessor. In traditional systems, memory recovery and page write – backs to disk are an ongoing process. With respect to main memory storage, these actions are governed solely by the operating system.

In the DICE multiprocessor, main memory is not only distributed but also of a cache structure. Consequently, simply altering a page table entry and writing back a ‘copy’ of a page to disk is insufficient to provide data integrity and coherence. For example, if a page is written back to disk and copies are left in the local memories of processing nodes, regardless of what occurs in the L1 and L2 caches, when the page frame is re – allocated by the operating system there will be two different sets of data available. When the RD – I transaction is used to write a page




Fig. 6. Block relocation mechanism.

back to disk, the actual page transfer is most commonly handled by a DMA device, independent of the processor(s). During an early phase of the transaction all nodes snoop the address. Those with SHN coherence state invalidate their copies. The sole node in the EXL or SHO state will complete the transaction by first sourcing the RD – I transaction with the requested block and then invalidate its own copy. In addition, each node with a valid copy will also invalidate the block.

4.3. WR – M, – H and – U: write request

4.3.1. WR – M

The DICE architecture assumes a write-allocate policy, however, revising this to no-allocate or allocate-on-demand should not be difficult. To allocate a block to the local memory, the WR – M transaction turns to an RD – M transaction with a different TAG[7:0], which signals invalidation of other copies, if any. To support write-invalidate policy for coherence, any write reference to a block in the SHN or SHO state will also incur a WR – M transaction. A WR – M transaction is similar to an RD – I transaction, but potential initiating source can be different. By implementing WR – M as a simple transaction, the latency seen by the initiating CPU and the length of the global bus tenure can be minimized.

4.3.2. WR – H

WR – H is a write partial transaction used to update remote copies for processor writes which hit in local memory on the SHN or SHO states. The TAG[7:0] setting separates it from the partial write of the WR – U transaction. In addition, TAG[0] is used to indicate to the mastering node the presence of any remote copies. If the transaction completes and TAG[0] is asserted then there exists at least a shared copy in the system. However, if the transaction completes with TAG[0] unasserted, then the mastering node is able to update an SHN copy to EXL. With a write-invalidate policy, the WR – H transaction is not necessary. However, the WR – H transaction can be useful to optimize DICE further than presented here, which is beyond the scope of this paper.

4.3.3. WR – U

The WR – U is a write transaction that will not be

cached by any recipient of the data. Similar to RD – U, WR – U can transfer a byte, word, double word, or even multiple blocks of data using the compelled or packet mode of data transfer.

4.4. REP – C, – R and – Rp: replacement and relocation

REP (replacement) – C (copy), REP – R (relocate), and REP – Rp (relocate page) are related with the replacement protocol described in Section 3.

4.4.1. Relocation mechanism

Fig. 6 conceptually demonstrates how the replacement and relocation is handled in a processor node. On a reference miss, the node decides whether relocation is necessary (1a). It sends a data request on the bus while fetching the replaced data from the local memory (2a). It puts the fetched data into the relocation buffer along with the state (3a). Upon the arrival of missing data, it begins the relocate transaction (4a), and the processor can now resume its execution with the data that just arrived.

From the viewpoint of a remote node, when a relocate transaction is seen on the bus, the node buffers the data with its address and state (1r). The node looks up the AM state and tag memory to decide its priority in accepting the block it has just received (2r). Based on this look-up, it generates and sends to the arbiter a priority vector, which is the two-bit priority concatenated with its node ID (3r). In case of a tie in the two-bit priority, the node ID, the lower bits in the vector, will help decide the winner. After arbitration, the result will be passed back to the controller, which will either update the AM and the tag, or discard the buffered data (4r). The distributed arbitration determines the unique winner which will accommodate the block, and all other nodes will discard the block, thereby achieving our goal.

4.4.2. REP – C

The REP – C transaction is always performed on non-page fault generated replacements. It is responsible for obtaining a copy of the block that contains the reference missed in the local memory. Although the – C transaction is an unlocked block read as RD – M, following every REP – C, without loss of tenure, is an REP – R transaction.

REP – C is very similar to the transfer mechanism of the RD – M transaction. A global request is issued and the node with ownership responds by supplying the data. In addition to the data requested, the mastering node also takes over the ownership for the block. This is done to ensure that a location will exist for the relocation transaction following the REP – C.

4.4.3. REP – R

When REP – C is complete, the CPU request can be satisfied and allowed to execute the next instruction. However, the issue of relocating the block which initially occupied the local memory, causing the collision, still

remains. The REP – R transaction utilizes the arbitration protocol of the FB + previously described to accomplish relocation. Without loss of the bus tenure, the REP – R transaction is initiated immediately after a REP – C transaction is completed. The transaction is completely controlled by the global bus transaction controller (GBTC, in Fig. 2) and does not involve the local bus transaction controller (LBTC). This allows the LBTC to service the CPU for access to the local memory.

The GBTC controls the host bus and places a block transfer write request to the address of the block needed to be relocated. The global bus interface views this as a packet mode transfer of the number of bytes equal to a block size. Each remote node will search their local memory tags as in previous transactions. However, the response of each node depends on the state of all the blocks in the set to which the address maps. In addition, remote nodes do not simply handshake with the FB + communication protocol but participate in an arbitration for the block being relocated.

Once nodes have determined their priorities using the scheme outlined in Section 3, each arbitrates using the FB + arbitration protocol. The arbitration priority of the relocation algorithm is such that master-elect preemption will take place and that only nodes participating in the arbitration have the opportunity to win.

When the arbitration is complete, the winner will be the node which takes the block being relocated. The priority of the node winning the arbitration determines what state the block will be placed in. If an INV block or an SHN block not of the same address wins, then the block can be placed in local memory in the EXL state. As in the WR – H transaction, TAG[0] is used to remove the ambiguity of relocation. When an SHN state node of the same address wins the arbitration, TAG[0] is used to determine if the state should be EXL or SHO.

4.4.4. REP – Rp

In a bus-based COMA multiprocessor, page faults must be managed differently from conventional SMPs. The primary reason is that the local memories of the system are caches to the entire shared address space. Local memories are n -way set-associative and therefore have n locations per node where a page may be located. Also, a page fault in a traditional system generally has no need to alter the location of data already in the system unless memory is full. However, a page fault in a COMA system can result in significant redistribution of data due to collision with the incoming page. This can occur if the incoming page maps to a location in the local memory which is occupied by block(s) of data in the EXL or SHO state.

On a page fault, a page frame of memory must be guaranteed to exist which maps to the incoming page. With sufficient unallocated memory, there exists such a page frame [15]. However, this does not guarantee available space in a specific node, nor does it guarantee that the available space is contiguous. Since the concept of locality

suggests that it would be highly beneficial if the node originating the page fault should also be the recipient of the incoming page [25], clearing specific locations for the incoming page may become necessary. Clearing a page of data in the local memory may only require reserving space if no EXL or SHO attributes currently exist. In the case where all the blocks are not in the INV or SHN states, a relocation transaction (REP – Rp) becomes necessary for each of those blocks. Note that blocks coming in from disk and block relocation due to the REP – Rp can be intermixed because of the priority assigned to the REP – Rp transaction and the lower priority of the DMA device when performing the WR – U transaction to move the page into memory. This is fully supported by the FB + arbitration protocol and the round robin fairness mechanism.

4.5. Synchronization, I/O transactions and interrupt support

The TAS transaction is defined (in Table 1) as a read block followed by a write partial to implement synchronization instructions such as test – and-set. The memory location being accessed must remain under the control of a single processor for the duration of the read-modify-write cycle. In order to implement this on the TI chip-set, two transactions are required. However, the chip-set provides a means of securing the bus for the duration of both the transactions. A LOCKED* signal input on the HOST bus side of the mastering chip-set can be asserted to ensure that no transfer of tenure occurs between transactions. In addition, remote nodes participating in a locked transaction must also be informed so that local access to the memory between the initial read and subsequent write is not allowed. The TAG[7:0] signal lines are set to inform local nodes that the current transaction is atomic with respect to global memory and a locked transaction on the global bus.

The – U transactions are used in I/O operations as mentioned. However, I/O transactions which involve DMA operations must be treated differently. DMA operations may need to occupy a specific level of priority in the hierarchy of bus transactions in order to ensure that disk access and other DMA transfers are allowed adequate bus access. As discussed in Section 4.1, there are many levels of priority available for bus arbitration. Any one of these priorities can be assigned to any bus transaction, and the priorities of specific transactions do not affect the mechanics of the communication protocol.

The FB + specification and the TI chip-set support various ways to support the system interrupts. General messages can be sent via the bus using the standard unlocked transactions. Interrupts can also be implemented using the arbitration message and 32 dedicated messages. These methods can be combined or used separately to implement global interrupts and interrupts targeted for a specific node.

5. Summary

We presented a global bus design for DICE, a shared-bus COMA multiprocessor. The main contribution of this paper is in demonstrating the feasibility of an efficient implementation of a bus-based COMA multiprocessor. Our design employs the IEEE futurebus + (FB +) standard backplane bus and the Texas Instruments (TI) chip-set. By using a distributed arbitration mechanism and eight user-definable lines (TAG[7:0]) of the FB + , we showed that all bus transactions necessary for a bus-based COMA multiprocessor can be implemented efficiently with existing bus signals. The implementation in this paper can be ported to other backplane buses supporting a snooping coherence protocol with little difficulty. Although replacement in local memory does present unique problems to coherence, our replacement algorithm dynamically chooses an optimal location for data relocation. Using the FB + distributed arbitration, the overhead associated with finding a relocation node is minimized to only one (long) bus transaction.

With dynamic replication and migration of data through the AMs, a COMA machine is expected to provide higher utilization of local memory than is otherwise possible, which can result in low average memory access latency and low network traffic. As the processor technology is progressing much faster than the bus technology, this potential reduction in latency and bandwidth requirement can be a crucial advantage. Considering the benefits of COMA and the moderate design complexity it adds to the conventional shared-bus multiprocessor design, a bus-based COMA multiprocessor such as DICE can become a viable candidate for the future shared-bus multiprocessor architecture.

Acknowledgements

The DICE project was supported by funding from Samsung Electronics, Seoul, Korea. Manu Agarwal, Sujat Jamil and Jinseok Kong contributed to the project on which this work is based. An earlier version of the paper was presented in Ref. [26].

References

- [1] T. Lovett, S. Thakkar, The symmetry multiprocessor system, Proceedings of the 17th International Conference on Parallel Processing, August 1988, pp. 303–310.
- [2] M. Galles, E. Williams, Performance optimizations, implementation and verification of the SGI challenge multiprocessor, Proceedings of the 27th Hawaiian International Conference on System Sciences 1 (1994) 134–143.
- [3] E. Hagersten, A. Landin, S. Haridi, DDM — a cache-only memory architecture, IEEE Computer Magazine September (1992) 44–54.
- [4] KSR-1 Technical Summary, Kendall Square Research, Waltham, MA, 1992.
- [5] G. Lee, Block replacement method in cache only memory architecture multiprocessor, US patent no. 5 692 149.
- [6] S. Jamil, Block Replacement in Cache-Only Memory Architecture Multiprocessors, M.S.E.E. Thesis, Department of Electrical Engineering, University of Minnesota, June 1994.
- [7] T. Joe, J.L. Hennessy, Evaluating the memory overhead required for COMA architectures, Proceedings of the 21st International Symposium on Computer Architecture, April 1994, pp. 82–93.
- [8] Ultra Enterprise XOOO Server Family: Architecture and Implementation, Sun Microsystems, white paper, April 1996.
- [9] J.L. Hennessy, D.A. Patterson, Computer Architecture — A Quantitative Approach, 2nd ed., Morgan Kaufmann, San Francisco, CA, 1996.
- [10] S. Woo, M. Ohara, E. Torrie, J.P. Singh, A. Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd International Symposium on Computer Architecture, June 1995, pp. 24–36.
- [11] B.A. Nayfeh, K. Olukotun, J.P. Singh, The impact of shared-cache clustering in small-scale shared-memory multiprocessors, Proceedings of the 2nd International Symposium on High-Performance Computer Architecture, February 1996, pp. 74–84.
- [12] L. Lamport, How to make a multiprocessor computer that correctly executes multiprocess programs, IEEE Transactions on Computers C28 (9) (1979) 241–248.
- [13] K. Gharachorloo, D. Lenoski, J. Laudon, P. Gibbon, A. Gupta, J.L. Hennessy, Memory consistency and event ordering in scalable shared-memory multiprocessors, Proceedings of the 17th International Symposium on Computer Architecture, June 1990, pp. 15–26.
- [14] S. Cho, J. Kong, G. Lee, On timing constraints of snooping in a bus-based COMA multiprocessor, Microprocessors and Microsystems 21 (5) (1998) 313–318.
- [15] S. Jamil, G. Lee, Unallocated memory space in COMA multiprocessors, Proceedings of the 8th International Conference on Parallel and Distributed Computing Systems, Orlando, FL, September 1995.
- [16] G. Lee, J. Kong, Prospects of distributed shared memory for reducing global traffic in shared-bus multiprocessors, Proceedings of the 7th IASTED-ISMM International Conference on Parallel and Distributed Computing and Systems, October 1995, pp. 63–67.
- [17] G. Lee, J. Kong, S. Cho, Coherence and replacement protocol for a bus-based COMA multiprocessor DICE, Technical report no. 96-008, Department of Computer Science, University of Minnesota, January 1996.
- [18] M. Berry, The perfect club benchmark: effective performance evaluation of supercomputers, International Journal of Supercomputing Applications 3 (3) (1989) 5–40.
- [19] A. Landin, F. Dahlgren, Bus-based COMA — reducing traffic in shared-bus multiprocessors, Proceedings of the 2nd International Symposium on High-Performance Computer Architecture, February 1996, pp. 95–105.
- [20] J.P. Singh, W.-D. Weber, A. Gupta, SPLASH: Stanford parallel applications for shared-memory, Computer Architecture News 20 (1) (1992) 5–44.
- [21] B.W. Quattlebaum, L.L. Kinney, G. Lee, Global bus implementation of DICE, DICE project technical report no. 9, Department of Electrical Engineering, University of Minnesota, January 1994.
- [22] B.W. Quattlebaum, G. Lee, L.L. Kinney, Protocol mapping in bus-based COMA multiprocessors, DICE project technical report no. 10, Department of Electrical Engineering, University of Minnesota, March 1994.
- [23] Microprocessor Systems — Futurebus + — Logical Protocol Specifications (ANSI/IEEE Std 896.1 — 1994), IEEE, New York, 1994.
- [24] Futurebus + Interface Family (Rev. 5.1), Texas Instruments, Linear Products Division, Dallas, Texas, 1993.
- [25] M. Marchetti, L. Kontothanassis, R. Bianchini, M.L. Scott, Using simple page placement policies to reduce the cost of cache fills in coherent shared memory systems, Proceedings of the 9th International Parallel Processing Symposium, April 1995.
- [26] G. Lee, B. Quattlebaum, S. Cho, L. Kinney, Global bus design of a bus-based COMA multiprocessor DICE, Proceedings of the IEEE International Conference on Computer Design, October 1996, pp. 231–240.


Gyungho Lee has been on the faculty of the Division of Engineering at the University of Texas in San Antonio since 1996. Prior to joining the University of Texas in San Antonio, he was an assistant professor in the Department of Electrical Engineering at the University of Minnesota in Minneapolis from 1988 to 1996 and an assistant professor at the University of SW Louisiana in Lafayette from 1986 to 1988. While he was on a leave of absence from the University of Minnesota from 1990 to 1992, he worked as the principal architect of SSM7000, the first commercial shared-memory multiprocessor in Korea, marketed by Samsung Electronics. He was responsible for the design of coherence protocol and two-level cache memory in addition to the overall architecture. Dr. Lee's research interests are in high-performance microprocessors, high-speed packet switch architecture for multiprocessor interconnection and ATM network, multiprocessor memory architectures, and compiler support for high-performance computing. Dr. Lee is a senior member of the IEEE, and currently serves on the editorial board for the International Journal of Computer and Software Engineering.



Sangyeun Cho is a PhD candidate in computer science and engineering at the University of Minnesota where he is a graduate research assistant for the Agassiz project. His research interests are in high-performance microprocessors, shared-memory multiprocessors, compiler techniques for such architectures, and their performance evaluation. Cho received a BS in computer engineering from Seoul National University, Seoul, South Korea in 1994 and an MS in computer science from the University of Minnesota in 1996. He is a student member of the ACM, the IEEE, and the IEEE Computer Society.



Larry Kinney has been in the Department of Electrical and Computer Engineering since September 1968. He is a Professor of Electrical and Computer Engineering, Associate Department Head of Electrical and Computer Engineering, Director of Undergraduate Studies in Electrical Engineering, and Director of Undergraduate Studies in Computer Engineering. He is also a member of the graduate faculty in Computer Science and Control Sciences. Larry Kinney's research interests have primarily related to digital hardware design with the most recent topics being test generation for and fault simulation of logic circuits.



Bland W. Quattlebaum graduated from the University of Minnesota in 1994 with his MSEE. Since that time he has been with the Hewlett-Packard Company in Roseville, CA. He is currently an R&D project manager in the Internet/Application Server Division focused on UNIX-Server solutions for the Internet market.