

	CONTINUE CONTINUE Continue Con	
	EE Times: Latest News Intel tips teraflop programmable processor Mark LaPedus EE Times 0926/0005 2:31 PM EDD	
	Unlike existing chip designs where hundreds of millions of transistors are arranged, this chip's design consists of 80 tiles laid out in an 8- by 10-block array, according to Intel.	
	Each tile includes a small core, or compute element, with a simple instruction set for processing floating-point data, but is not Intel x86-based processor compatible. The tile also includes a router connecting the core to an on-chip network that links all the cores to each other and gives them access to memory.	
翮 <mark>CAST</mark>		۲























- Reduce traffic (and power)
  - Off-chip/on-chip traffic ~20% of total power consumption
  - Off-chip traffic primarily determined by on-chip capacity
  - On-chip traffic determined by data location
  - Are there redundant accesses?
- Improve flexibility
  - Data placement in L2
  - Cache/line/set/way isolation
  - Help from OS needed
    - It doesn't assume non-uniform memory latency in uniprocessors... (is a multicore a uniprocessor?)

**(** 

**器CAST** 



































































## What About Scalability/Flexibility?

- Future processors may include 100's of cores and 100's of cache slices
- Private cache
  - Scaling will not help single program it won't get more capacity

÷

- Shared cache
  - More caches increase overall capacity
  - Average latency increases!
- How can we manage so many cache slices
  - Performance
  - Power
  - Reliability

嚻CAST

## <section-header><section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>





















## Summary

- L2 cache management becomes important in future multicore processors
  - Many cores
  - Many cache slices
- Current hardware-oriented techniques are less effective in many-core situations
- We developed an OS-microarchitecture framework for flexible L2 cache management
  - Capitalizes on a simple shared cache organization
  - Page level data to cache slice mapping
  - Use page allocation for node allocation
  - Adjustable proximity & on-chip cache miss rate trade-off

÷

- Cache slice isolation is trivial

需**CAST** 



