






Continuous Compilation A new approach: Apply optimizations both statically at compile-time and dynamically at runtime with static planning Plan for both static and dynamic optimizations Understand interactions of existing optimizations Efficacy of both static and dynamic optimizations Determine what optimizations to apply, where to apply them, the order in which to apply them, and their parameters


































For loops and cache: Before & after loop optimization and whether optimization had reduction/increase in cache misses











Loop Opt. Prediction Accuracy

- Accurate trend
 Whether an optimization is beneficial or not
- Correct prediction
 - When prediction matches actual execution behavior

Prediction accuracy


- Single loop nest: varying trip count
- Multiple loop nests: the number of loop nests


Loop Opt. Prediction Accuracy

Prediction accuracy for single loop nest


| Benchmark | Interchange | Tiling | Reversal |
|-----------|-------------|---------|----------|
| alv | 100% | 100% | 97.4% |
| irkernel | 98.7% | 7% 100% | |
| Igsi | 100% | 100% | 82% |
| smsi | 100% | 100% | 86.8% |
| srsi | 100% | 100% | 86.8% |
| tfsi | 100% | 97.4% | 100% |
| tomcat3 | 98.7% | 92.1% | 93.4% |
| biquad_N | 89.5% | 88.2% | 100% |
| gdevcdj | 100% | 100% | 97.4% |
| Ims | 97.4% | 100% | 94.7% |
| pegwit | 100% | 100% | 81.6% |
| Average | 99% | 98% | 92% |

Similar results for multiple loop nests







| Using a Heuristic to Make Decisions | | | | | | | | |
|----------------------------------------|----------------------|--------|--------|---------|-----------------------|--------|--------|---------|
| | Heuristic-driven PRE | | | | Heuristic-driven LCIM | | | |
| Bench. | Н 0 | Н 4 | Н 8 | Н 16 | Н 0 | Н 4 | Н 8 | Н 16 |
| gzip | 3.50 | 3.75 | 3.78 | 4.10 | 2.90 | 3.29 | 5.40 | 3.27 |
| vpr | 1.22 | 0.75 | 1.81 | 1.83 | -0.40 | -0.38 | 0.52 | 0.69 |
| mcf | 2.37 | 2.35 | 2.31 | 2.22 | 2.50 | 2.62 | 2.58 | 2.47 |
| parser | 1.25 | 1.50 | 1.70 | 1.35 | 2.55 | 2.86 | 1.99 | 2.23 |
| vortex | 4.73 | 5.25 | 4.66 | 3.86 | 4.88 | 5.69 | 4.99 | 5.28 |
| bzip2 | 7.35 | 7.52 | 8.19 | 7.91 | 7.02 | 7.35 | 6.70 | 4.57 |
| twolf | 1.07 | 0.88 | 1.14 | 0.02 | 0.52 | 0.38 | 2.14 | 1.91 |





Scalar Opt. Prediction Accuracy


| Benchmark | PREs | Correct | %Accuracy |
|-----------|------|---------|-----------|
| gzip | 48 | 43 | 89.58 |
| vpr | 303 | 291 | 96.04 |
| mcf | 51 | 44 | 86.27 |
| parser | 293 | 210 | 87.87 |
| vortex | 530 | 431 | 81.13 |
| bzip2 | 56 | 44 | 78.57 |
| twolf | 475 | 433 | 91.12 |
| Average | | | 87.23 |

















Example: Cache Simulation

- · Cache simulation can be slooooow
- Direct-execution cache simulators
 - Popular (& compiled simulation) Shade, Embra, Fast-Sim
 - Instrument every load and store call data cache simulator
 - Instrument every basic block call instruction cache simulator
- Used INSOP and Strata to build a very fast direct-execution simulator

| Benchmarks | Native (Secs.) | Shade | Sim-cache | Strata- Embra | Strata- Embra-O6 |
|------------|-------------------|--------|-----------|------------------|---------------------|
| mcf | 1,813 | 10.3x | 23.4x | 5.5x | 2.5x |
| twolf | 3,534 | 74.9x | N/A | 15.7x | 7.2x |
| gcc | 1,364 | 111.1x | 112.4x | 25.2x | 11.1x |
| vpr | 831 | 113x | 109.8x | 20.4x | 10.1x |
| parser | 1,979 | 48.4x | 123.2x | 21.6x | 8.8x |
| vortex | 2,747 | 101.9x | 114.4x | 21.5x | 10.6x |
| gzip | 1,192 | 228.1x | 227.9x | 34x | 13.1x |
| bzip | 1,325 | 169.2x | 194.1x | 26.7x | 8.1x |

Average improvement over Strata-Embra is 2.4x

Related Work Effective optimization Adaptive optimizing compilers: [Cooper02,04 & Whalley04] Iterative compilation: [Knijnenburg03] Optimization space exploration: [Triantafyllis03] Analytic models: [Wolf91, Sarkar 97, McKinley96, Hu02] Software dynamic translation Dynamo/RIO, Dynamo, Mojo, Vulcan, Walkabout, DELI Cache simulation Shade, Embra, Fast-Cache, FastSim

Summary

- A new planning-based approach to compilation called Continuous Compilation (CoCo)
- Apply whole suite of optimizations with constant refinement of optimizations and plans for them
- Results
 - Highly accurate predictions for simple loop optimizations
 - Highly accurate predictions for scalar optimizations
 Low overhead run-time system based on SDT
 - INSOP reduces instrumentation cost (cache simulation)

Collaborators

Many students have participated, including:

- FPO: Min Zhao (Pitt)
- Program instrumentation: Naveen Kumar (Pitt)
- Strata: Kevin Scott (UVA/Google) and Naveen Kumar
- Overhead reduction: Kevin Scott, Naveen Kumar, Jason Mars (Pitt)

Other Faculty: Mary Lou Soffa, Jack Davidson (UVA)

• Sponsored by the National Science Foundation, Next Generation Systems, 2002-2003 and 2003-2006

Current Areas of Focus

- · Continuous compilation
- · Software dynamic translation
 - Low overhead dynamic translation
 - New applications to architecture simulation, security
- Debugging of dynamically translated code
 - Dynamically optimized code
 - Security checking
 - Dynamically compiled simulation
- Soft error detection & recovery based on SDT
- Power-aware memory systems

Current Projects

- Debugging dyn. translated/optimized code N. Kumar
- On-demand structural software testing with dynamic instrumentation J. Misurda and J. Clause
- Static/dynamic optimization planning S. Zhou
- Optimization checking Y. Huang
- Compiler-driven power management N. Aboughazaleh
- Memory systems for cognitive processing
- Reuse through Speculation on Traces M. Pilla (from UFRGS)

Selected Past Projects

- Instruction code compression/decompression
- On-demand code downloading for Smartcards
- Program profiling primitives and profiling language
- Software based value reuse on traces
- Power on/Shut down of superscalar functional units
- Memory bus reordering for power reduction
- Processor-driven DVS (based on IPC/peak demands)
- Data width-sensitive VLIWs & scheduling
- Application-specific processors (automatic design and target architectures)

CS2002 Projects?

- Debugging for code security with SDT
- Dynamically compiled & sampled architecture simulation
- Profit-driven optimization for other constraints (e.g., power, code size)
- Self-checking programs (for soft errors; e.g., memory bit flips)
- Domain specific languages for structural testing and automatic planning
- Reconfigurable / custom memory systems
- And many others... or your ideas??

Let's Talk!

- 6409 Sennott Square
- Office hours: MW 1-3 PM
- Or by appointment
- Send e-mail.... <u>childers@cs.pitt.edu</u>
- See selected papers online....
 http://www.cs.pitt.edu/~childers